Kami: Modular Verification of Digital Hardware in Coq

Adam Chlipala MIT CSAIL January 2018



Joint work with: Arvind, Thomas Bourgeat, Joonwon Choi, Ian Clester, Samuel Duchovni, Jamey Hicks, Muralidaran Vijayaraghavan, Andrew Wright

A Cartoon View of Digital Hardware Design



Simplification #1: Prove a Shallow Property



Simplification #2: Analyze Isolated Components



Simplification #3: Start Over For Each Design





A **framework** to support *implementing*, *specifying*, *formally verifying*, and *compiling* hardware designs

based on the **Bluespec** high-level hardware design language

and the Coq proof assistant





Differences from Conventional Software

- All state elements must be **finite**.
- Instead of loops & recursion, single clock cycles.
- Almost unlimited opportunity for **parallelism** within one clock cycle!
- However, one long dataflow dependency chain in one part of a design can slow down the clock for everyone.
 - So we often break operations into multiple cycles.

The Great Annoyance of Timing Dependency



The Big Ideas (from Bluespec)



Program modules are objects with mutable private state, accessed via methods.



Every method call appears to execute **atomically**. Any step is summarized by a *trace* of calls. Object *ref inement* is inclusion of possible traces.



Composing objects hides internal method calls.

Rules



Actually, objects also include *rules*, atomic state transitions that fire on their own.

They wind up looking sort of like operational semantics rules.

Bluespec gives

Some Example Kami Code (simple FIFO)

```
Definition deq \{ty\} : ActionT ty dType :=
  Read isEmpty <- ^empty;</pre>
  Assert !#isEmpty;
  Read eltT <- ^elt;
  Read enqPT <- ^enqP;</pre>
  Read deqPT <- ^deqP;
  Write ^full <- $$false;
  LET next deqP <- (#deqPT + $1) :: Bit sz;
  Write ^empty <- (#enqPT == #next deqP);
  Write ^deqP <- #next deqP;
  Ret #eltT@[#deqPT].
```

An Example Kami Proof (pipelined processor)

Lemma p4st_refines_p3st: p4st <<== p3st.
Proof.</pre>

kmodular.

- kdisj_edms_cms_ex O.
- kdisj_ecms_dms_ex O.
- apply fetchDecode_refines_fetchNDecode; auto.
- krefl.

Qed.



Uses standard **Coq** ASCII syntax for mathematical proofs. These proofs are checked **automatically**, just like type checking. We inherit streamlined **IDE support** for Coq.



Some Useful Refinement Tactics



Decompose ↔ Merge & Inline



Replace Module ↔ Congruence

sort of smells like Coq rewrite

$$M \le M' \qquad N \le N'$$
$$M+N \le M'+N'$$

Joins other classic theorems of process calculus:

$$M \le M' \qquad M' \le M''$$

$$M \le M''$$

Direct Simulation

sort of smells like Coq induction

Spec. Impl. \approx same earrowlabels \approx

Choose this relation per proof.

Wrinkle: cycles in module call graph make it not so trivial to enumerate all possible steps. We prove that certain syntactic conditions guarantee soundness.

20

Code walk-through: simple producer-consumer system

Twist #1: Mixing Specs & Impls



Review: Parametric Higher-Order Abs. Syntax Section var. (PHOAS) Variable var : ty \rightarrow Set. Inductive exp : ty \rightarrow Set := Bits : forall n, bitvector n \rightarrow exp (Bitvector n) | Let : forall t1 t2, Inductive ty := exp t1 \rightarrow (var t1 \rightarrow exp t2) Bitvector (n : nat) \rightarrow exp t2 | Tuple (ts : list ty). | Var : forall t, var t \rightarrow exp t . . .

End var.

Definition Exp t := \forall var, exp var t.

Review: Parametric Higher-Order Abs. Syntax Section var. (PHOAS)

```
Fixpoint tyD (t : ty) : Set := match t with
     Bitvector n => bitvector n
    | Tuple ts => tuple (map tyD ts)
end.
```

```
Fixpoint expD t (e : expr tyD t) : tyD t :=
    match e with
        | Bits bv => bv
        } Let e1 e2 => expD (e2 (expD e1))
        | Var x => x
        . . .
    end.
```

Definition ExpD t (E : Exp t) := expD (E _).

Variable var : ty \rightarrow Set.

```
Inductive exp : ty \rightarrow Set :=
       Bits : forall n, bitvector n
            \rightarrow exp (Bitvector n)
      | Let : forall t1 t2,
            exp t1 \rightarrow (var t1 \rightarrow exp t2)
            \rightarrow exp t2
      | Var : forall t, var t \rightarrow exp t
      . . .
End var.
```

Definition Exp t := \forall var, exp var t.

Mixing It Up: Allowing Native Coq Code

Inductive ty :=

| Bitvector (n : nat) | Tuple (ts : list ty).

Inductive ty' := | Syntactic (t : ty) | Semantic (T : Set).

```
Definition ty'D (t : ty') : Set :=
match t with
| Syntactic t => tyD t
| Semantic T => T
end.
```

```
Section var.
     Variable var : ty \rightarrow Set.
     Definition var' (t : ty') : Set := match t with
                 | Syntactic t => var t
| Semantic T => T
           end.
     Inductive exp : ty' \rightarrow Set :=
     | Bits : forall n, bitvector n
           \rightarrow exp (Syntactic (Bitvector n))
     | Let : forall t1 t2,
           exp t1 \rightarrow (var' t1 \rightarrow exp t2) \rightarrow exp t2
     | Var : forall t, var' t \rightarrow exp | ...
End var.
```

Twist #2: Parametric and Repeated Designs



Handy Proof Rules

$M \le N$ $M^n \le N^n$



RISC-V: An Open Instruction Set



Platinum Members

PLATINUM

Berkeley Architecture Research	Berkeley Architecture Research FOUNDING PLATINUM	bluespec	Bluespec FOUNDING PLATINUM	CISKY	C-SKY PLATINUM	
cortus	Cortus FOUNDING PLATINUM	Google	Google FOUNDING PLATINUM	Micron	Micron Technology PLATINUM	
Wicrosemi Power Matters-	Microsemi FOUNDING PLATINUM		NVIDIA FOUNDING PLATINUM	NP	NXP PLATINUM	
QUALCOMM	Qualcomm FOUNDING PLATINUM	Rambus Cryptography Research	Rambus Inc. FOUNDING PLATINUM	SAMSUNG	Samsung PLATINUM	
	Sanechips Technology Co.	SiFive	SiFive	Western Digital.	Western Digital	28

FOUNDING PLATINUM

FOUNDING PLATINUM

Official Formal Semantics for RISC-V



Sample Code for Semantics WIP

Decoding machine instructions

Executing decoded instructions

```
execute (Lwu rd rs1 oimm12) = do
  a <- getRegister rs1
  x <- loadWord (a + fromIntegral oimm12)
  setRegister rd (unsigned x)
execute (Addw rd rs1 rs2) = do
  x <- getRegister rs1
  y <- getRegister rs2
  setRegister rd (s32 (x + y))
```

An Open Library of Formally Verified Components

- · Microcontroller-class RV32I (multicore; U)
- · Desktop-class RV64IMA (multicore; U,S,M)
- · Cache-coherent memory system

Reuse our proofs when composing our components with your own formally verified **accelerators**!

The Promise of this Approach



The Trusted Computing Base

Where can defects go uncaught?

Coq proof checker (small & general-purpose) RTL formal semantics Application specification ISA formal semantics Hardware design (Bluespec, RTL, ...) Software implementation (C, ...)

Shameless plug!



Part of a larger project: *The Science of Deep Specif cation* A National Science Foundation Expedition in Computing

https://deepspec.org/

Join our mailing list for updates on our 2018 summer school: hands-on training with these tools!

In Summary...

- With the right tool support, digital-hardware development is just another kind of programming.
- Functional programming & Coq are a great match for this domain.
- The rough edges that still exist are just the kind that the ICFP crowd enjoy smoothing!
- The chance to tinker with the HW layers is freeing ask me later about getting rid of weak memory models. :)

https://github.com/mit-plv/kami